Kuldeep Gohil

Professor Tramel

CECS 301

19, February 2019

Project One Report

In the first project, we were asked to create an 8-bit Full Adder with instantiation of two 4-bit Full Adders. Each of the 4-bit adders would have instantiation of four 1-bit Full Adders. The purpose of this project was to create a Verilog design which tested our ability to instantiate modules to build up a design. The switches on the board acted as inputs and the LEDs were the outputs. The function of this lab was to output the addition of two variables A and B. From switch 7 to switch 0, A was implemented. From switch 15 to switch 8, B was implemented. Overall, this lab tested my Verilog skills learned from previous courses.